**Contents**

**1. Introduction ........................................................................................................................1**

**1.1 Increasing The Number of Recording Channels .....................................................6**

**1.2 Why consider FPGA....................................................................................................7**

**2. Background..........................................................................................................................8**

**2.1. Multi-electrode Arrays.............................................................................................11**

**2.1.1 *In Vitro* Micro-Electrode Arrays................................................................12**

**2.1.1 *In Vivo* Micro-Electrode Arrays.................................................................15**

**2.2 Neural Signal Processing System.............................................................................17**

**2.2.1 Spike Detection Algorithms.........................................................................17**

**2.2.2. Neural Signal Processing System...............................................................18**

**2.3 Spike-Based Data Reduction....................................................................................19**

**2.4. Spike Detector Design Scheme................................................................................21**

 **2.4.1. Spike Detection architecture for Implantable Application. ..................21**

**2.4.2. Spike Detection architecture on NSP platform.........................................23**

**3. Proposed System Design...................................................................................................28**

**3.1 System Overview......................................................................................................28**

**3.2. Spike-Based Data Reduction Unit.........................................................................30**

**3.2.1. Spike Detector...............................................................................................30**

**3.2.2. Output Buffer................................................................................................31**

**3.2.3 Input BRAM.....................................................................................................32**

**3.2.4 Channel Status...............................................................................................33**

**3.2.5. BRAM Read Control............................................................................................34**

**3.2.6 Operation Management .....................................................................................36**

**3.2.7 Autonomous Threshold selection.......................................................................37**

**3.3. Integration of Several Spike Detection Units..............................................................38**

**3.4. Addressing and Timing.................................................................................................39**

**3.5 Transmitting the APs from the Output Buffers to host PC........................................40**

**3.6. Data Acquisition High Speed Serial Interface.............................................................41**

 **3.7. Preliminary Results......................................................................................................42**

## **3.7.1 Hardware Implementation Setting...................................................................42**

**3.7.2. Testing the spike-based data reduction procedure........................................43**

**3.7.3 Hardware Usage...................................................................................................44**

**References**